
PHASE COMFLETION REPORT
IN ACCORDANCE WITH PHASE III
OF NASA CONTRACT NAS-8-11916





ck-4-9-69

To: Engineering File - MT-8256

From: B. Friedman

Issue: Original

Date: March 11, 1968

N 70 18976

NASA CR 10 2 4 5 3

PHASE COMPLETION REPORT IN ACCORDANCE
WITH PHASE III OF NASA CONTRACT NAS 8-11916

# CASE FILE COPY

Prepared by:

THE BENDIX CORPORATION
NAVIGATION AND CONTROL DIVISION
TETERBORO, NEW JERSEY

Date: March 11, 1968 Page i

### REVIEW OF PHASE I AND II ACCOMPLISHMENTS

## Phase I

Phase I of the contract called for the design and development of microelectronic circuits for stabilization of a gas bearing gyro servo loop. During this phase a number of plausible designs for each stage of a microelectronic servo amplifier were investigated. Extensive evaluation testing enabled a selection of the design configurations best suited for the performance and miniaturization requirements specified. When circuit module breadboarding and testing were completed, closed loop system testing was performed. A recommended overall amplifier design was presented in MT-8161. The stress levels of the microelectronic servo loop components under worst case conditions were calculated and submitted in MT-8163. A worst case thermal analysis was conducted on the preamp active network, and PWM modules. The results were introduced in MT-8164. Further examination of circuit operation resulted in revisions of the overall amplifier design in an effort to improve performance. MT-8166 was written to describe these design revisions. MT-8168 was presented upon completion of a failure effect and reliability analysis on the microelectronic servo amplifier. Toward the conclusion of Phase I concept definition of the servo amplifier was manifested in a formal breadboard circuit which was thoroughly evaluated and shipped to NASA per contract instructions. MT-8170 provided a description of the characteristics and operation of the microelectronic servo amplifier breadboard and MT-8179 served to document the overall performance characteristics

Date: March 11, 1968 Page ii

the servo amplifier.

## Phase II

Phase II contract requirements essentially were: fabricate, test, and institute final design corrections on Phase I circuitry, and to complete and deliver six operating servo loop electronics to the Marshall Space Flight Center. During the period of performance of Phase II, eight (8) preamp and detector modules, eight (8) low pass filter and stabilizing network modules, and eight (8) dual channel pulse width modulator modules were constructed and tested. Each of six (6) sets of these prototype units was assembled onto a motherboard (supplemented with a power supply module), tested as a complete servo amplifier, and shipped to MSFC. Another set of modules was potted, assembled on a motherboard, and subjected to a temperature and humidity environmental The three modules of the remaining set test program. were potted and individually subjected to acceleration, vibration, and shock environmental testing.

An outline of the evaluation and environmental test procedures for the microelectronic servo amplifier prototype modules was presented in MT-8172. The specific evaluation test procedures for the preamp and detector, low pass filter and stabilizing network, and PWM modules followed in MT's 8173 8174 and 8175 respectively. MT-8176 covered the evaluation test procedure for the overall amplifier.

Date: March 11, 1968 Page iii

As evaluation testing on the prototype modules and amplifiers progressed, several problems were encountered and minor design corrections were made. MT-8180 updated the microelectronic servo amplifier schematic and evaluation test procedures prior to shipment of the first amplifier. Material, describing certain problem areas and possible component and circuitry improvements, was incorporated into MT's 8177 and 8240. Progress reports No. 6 thru No. 19 provided a running account of all the problems and developments that occurred during Phase II.

Included in the test program of prototype units was environmental testing. Reports on the mechanical environmental tests that were performed on the potted preamp and detector low pass filter and stabilizing network, and PWM modules were presented in MT's 8241, 8242, and 8243 respectively. MT-8244 documented the extreme temperature and humidity environmental tests run on a potted prototype amplifier assembly.

A complete listing of all MT's generated under Phase I and Phase II follows.

Date: March 11, 1968 Page iv

## INDEX OF PHASE I AND PHASE II MT'S

$\underline{\mathbf{MT}}$	TITLE	AUTHOR
8150	Analysis of a Low-Pass Notch Filter	V. Kiltenis
8151	Investigation of the Single Channel Pulse Width Modulator in Conjunction with NASA Contract NAS 8-11916	A. Esser
8152	Investigation of the Transformer Coupled Preamplifier and Detector in Conjunction with NASA Contract NAS 8-11916	A. Esser
8155	Additional Investigation on the Transformer Coupled Preamplifier, Detector and Filter Configuration Previously Described in MT-8152	A. Esser
8156	Investigation of the Microedectronic Servo Loop Demodulator Section in Conjunction with NASA Contract NAS 8-11916	A. Esser
8157	Investigation of the Dual Channel Pulse Width Modulator in Conjunction with NASA Contract NAS 8-11916	A. Esser
8160	Investigation of the Stabilizing Network for the Microelectronic Servo Loop in Conjunction with NASA Contract NAS 8-11916	A. Esser
8161	Recommended Overall Amplifier Design in Conjunction with NASA Contract NAS 8-11916	A. Esser R. Weiss
8162	Investigation of Dead Zone in Dual-Channel Pulse-Width Modulator	R. Weiss

Date: March 11, 1968 Page v

MT	TITLE	<u>AU'</u>	THOR
8163	Stress Analysis of the Microelectronic Servo Loop in Conjunction with NASA Contract NAS 8-11916	A .	Esser
8164	Thermal Analysis of the Microelectronic Servo Loop in Conjunction with NASA Contract NAS 8-119		Esser
8165	Additional Investigation of the Stabilizing Networks for the Microelectronic Servo Loop in Conjunction with NASA Contract NAS 8-11916	<b>A</b> .	Esser
8166	Revisions of the Overall Microelectronic Servo Amplifier Design Previously Described in MT-816		Esser
8167	Additional Investigation of the Dual Channel Pulse Width Modulator Previously Described In MT-8157	A .	Esser
8168	Failure Effect and Reliability Analysis Micro- electronics Servo Loop Developed on Contract NAS 8-11916	<b>W</b> .	Podolak
8169	Investigation of the Operation of a High Efficiency DC to DC Converter - Converter Type Power Supply in Conjunction with NASA Contract NAS 8-11916	I.	Soller
8170	Description and Operation of Microelectronic Servo Amplifier Breadboard in Conjunction with NASA Contract NAS 8-11916	<b>A</b> .	Esser

Issue: Original MT-8256
Date: March 11, 1968 Page vi

- 8171 Description and Test Evaluation of a DC to DC S. Weinstein Converter Having Multiple Isolated Outputs in Conjunction with NASA Contract NAS. 8-11916
- An Outline of the Evaluation and Environmental A. Esser
  Test Procedures for the Microelectronic Servo
  Amplifier Prototypes Developed Under NASA Contract
  NAS 8-11916
- 8173 Test Procedure for Microelectronic Preamp and A. Esser

  Detector Module in Conjunction with NASA

  Contract NAS 8-11916
- 8174 Evaluation Test Procedure for Microelectronic B. Osterloh
  Low Pass Filter and Stabilizing Network Prototype Modules in Conjunction with NASA Contract
  NAS 8-11916
- 8175 Test Procedure for Microelectronic Pulse A. Esser
  Width Modulator Module in Conjunction with
  NASA Contract NAS 8-11916
- 8176 Test Procedure for Overall Microelectronics A. Esser
  Servo Amplifier in Conjunction with NASA
  Contract NAS 8-11916
- 8177 A Description of Certain Problem Areas and A. Esser Some Possible Improvement on the Microelectronic Servo Amplifier in Conjunction with NAS

  Contract NAS 8-11916
- 8179 Microelectronic Servo Amplifier Performance R. Weiss Characteristics (NASA Contract NAS 8-11916)

Date: March 11, 1968 Page vii

<u>MT</u>	TITLE	AUTHOR
8180	Updating for Microelectronic Servo Amplifier Schematic and Evaluation Test Procedures Prior To Shipment of the First Microelectronic Servo Amplifier Prototype in Conjunction with NASA Contract NAS 8-11916	B. Osterloh
8240	Discussion of Possible Components and Circuitry Improvements for Microelectronic Servo Loops Developed under NASA Contract NAS 8-11916	A. Esser
8241	Mechanical Environmental Tests on a Potted Preamp and Detector Prototype Module in Accordance with NASA Contract NAS 8-11916	B. Osterloh W. Gorczycki
8242	Mechanical Environmental Tests on a Potted Low Pass Filter and Stabilizing Network Proto- type Module in Accordance with NASA Contract NAS 8-11916	B. Osterloh
8243	Mechanical Environmental Tests on a Potted Dual Channel Pulse Width Modulator Proto- type Module in Accordance with NASA Contract NAS 8-11916	B. Osterloh W. Gorczycki
8244	Temperature and Humidity Environmental Tests on a Potted Microelectronic Servo Amplifier Prototype Assembly in Accordance with NASA Contract NAS 8-11916	B. Osterloh W. Gorczycki

Date: March 11, 1968 Page viii

## PHASE III CONCLUSIONS AND RECOMMENDATIONS

As a result of the program of evaluation and testing carried out under Phase III of NASA Contract NAS 8-11916. it can be concluded that the servo amplifier design is capable of performing its intended task. There are, however, certain recommendations which should be considered in an attempt to further improve the reliability and performance of the circuitry. The recommendation which contains the greatest impact on reliability is concerned with the custom integrated circuits used in the Pulse Width Modulated DC amplifier. These monolithic integrated circuits have been found defective on several instances, due entirely to improper quality assurance and inspection provisions at the vendor. It is therefore recommended that before additional units be purchased, a comprehensive and detailed purchase specification outlining quality and inspection criteria, along with complete electrical specifications, be generated.

It is also recommended that additional investigation of the triangle wave generator be undertaken to improve triangle wave linearity when used in low gain applications as suggested in MT-8254.

Another area that should be further studies is the unity gain operational amplifier used in the preamp. It has been found that in the event of a loss of the positive supply voltage this amplifier is exposed to the possibility of exceeding the common mode imput rating, which in turn causes a degradation in amplifier performance or even failure. It is recommended that diodes be incorporated

Date: March 11, 1968 Page ix

in the input to preclude the possibility of a failure of this type, or that a operational amplifier incorporating input protection and a much greater differential input, such as the LM101, be used to replace the  $\mu A709$  presently used.

Date: March 11, 1968 Page 1

### INTRODUCTION

The purpose of Phase III of NASA contract NAS 8-11916 has been to build, test, and evaluate a servo amplifier designed for the stabilization of a Gas Bearing Gyro Servo Loop. The circuit contained in this servo amplifier have been designed using microelectronic components where-ever feasible in an effort to realize greater reliability along with volume and weight savings.

This report contains a review of the work carried out under this contract. Also contained is a description of the constituant circuits contained in the servo amplifier.

All test data and evaluation is contained in MT form.

Copies of the pertinent MT's are included with this report.

Date: March 11, 1968 Page 2

## TABLE OF CONTENTS

SECTION	TITLE	PAGE
	Introduction	1
	Table of Contents	2
	List of Illustrations	3
1.0	Review of Phase III Circuits	4
1.1	Preamp and Detector	4
1.2	Low Pass Filter	6
1.3	Stabilizing Networks	6
1.4	PWM Power Amplifier	7
1.4.1	PWM Chips	17
1.5	Overall Servo Amplifier	20
2.0	Index of Phase III MT's	25

Date: March 11, 1968 Page 3

## LIST OF ILLUSTRATIONS

۶	FIGURE ILLUSTRATION		
	1	Schematic, Preamp Detector	5
	2	Schematic, Low Pass Filter	6
	3	Schematic, Stabilizing Networks	7
	4	Schematic, Discrete Component PWM	9
	5	Microelectronic Chip Layout	10
	6	Die Interconnection Pattern	11
	7	Schematic, PWM Servo Amplifier	12
	8	Integrated Circuit, A <sub>1</sub>	13
	9	Integrated Circuit, A2	14
	10	Integrated Circuit, $A_3$	15
	11	Integrated Circuit, A <sub>4</sub>	16
	12	Schematic, PWM Servo Amplifier (Metallized Version)	18
	13	Assembly, I.C. PWM	19
	14	Schematic, Preamp Detector Lead Network	22
	15	Schematic, Integrated Power Amplifier	24
	16	Assembly, Microelectronic Servo Amplifier	25

Date: March 11, 1968 Page

## 1.0 REVIEW OF PHASE III CIRCUITS

## 1.1 PREAMPLIFIER AND DETECTOR

The preamplifier configuration evaluated under Phase III is shown below. This circuit differs from the preamp circuits of Phase I and Phase II primarily because of the use of differential input and output. Since a satisfactory operational amplifier utilizing differential input and output modes was not available when evaluation began, it was necessary to use two  $\mu A709$  devices to accomplish the desired differential mode operation. The detector evaluated under Phase III uses integrated choppers to achieve demodulation.

Test data for the Preamp and Detector circuit is presented in MT-8249, and from these results it has been concluded that the circuitry presented below will satisfactorily perform its entended function in loop operation.





FIGURE 1
PREAMP-DETECTOR

Date: March 11, 1968 Page 6


## 1.2 LOW PASS FILTER

The low pass filter, shown below, has been changed from the passive configuration of Phase I and II to an active design. This circuit is described in MT-8252.



The active network design shown in Figure generates the following transfer function.

$$\frac{(37x10^{-6}s^{2} + 48.8x10^{-4}s + 1)(1.345x10^{-2}s^{2} + 119.3x10^{-2}s + 1)}{(117x10^{-2}s)(19.3x10^{-8}s^{2} + 4.17x10^{-4}s + 1)(20.7x10^{-2}s + 1)}$$




The difference in the form of the transfer function of the active network used in Phase III from the form of Phases I and II is due to the addition of a series feedback capacitor. As can be seen from the transfer function for Phase III, this feedback capacitor theoretically gives infinite d.c. gain, which in turn can be interpreted as theoretical infinite d.c. stiffness. A detailed description of the Stabilizing Networks can be found in MT's 8247 and 8250.

## 1.4 PWM POWER AMPLIFIER

Although the power amplifiers used in Phases I and II of NAS 8-11916 were also pulse width modulated, the power amplifier evaluated under Phase III is strikingly different.


Date: March 11, 1968 Page 8

The design philosophy on all previous PWM efforts had been to utilize standard microelectronic devices in an effort to achieve greater reliability and savings in weight and space. The philosophy used in Phase III was to attempt to integrate, using custom integrated circuits as much as possible, a discrete component PWM design. In order to implement the discrete component design shown in Figure 4 in integrated monolithic form, a breadboard type integrated circuit was employed. This particular I.C. is a device comprised of six NPN transistors and 33 resistors. Contact pads for all of the components are provided on the chip and by custom interconnection of the devices, circuit functions can be fabricated. important aspect of this device which permits a design to be converted quite easily from discrete form to integrated is the fact that dielectric isolation is employed to separate each of the active devices from any other, and to isolate the resistor array. This process greatly reduces the parasitics and hidden components usually associated with monolithic integrated circuits. 5 shows the circuit elements available on chip and also the connection pad layout. Figure 6 shows the die interconnection patterns generated to achieve the PWM configuration shown in Figure 7. The five chips thus produced represent four different circuit areas in the discrete component design. The four circuits integrated are shown in Figure 8 to 11.




MT-8256 Page 10

Issue: Original Date: March 11.




COMPONENT IDENTIFICATION




COMPONENT TERMINAL PAD LAYOUT

FIGURE 5



I.C. PWM SEEVE ANIP (STITCHED VELSION)



Date: March 11, 1968 Page 13





FIG. 8


Date: March 11, 1968 Page 14

A2




Date: March 11, 1968 Page 15





Date: March 11, 1968 Page 16




Date: March 11, 1968 Page 17

After the circuit configuration for the four types of chips were found satisfactory, chips with custom metallization were made up to replace the ultrasonically bonded wire interconnects. It was decided to perform all circuit testing and evaluation with the metallized versions. The circuit configuration of Figure 12 uses the metallized chips namely the VI-1101, VI-1102, VI-1103, and VI-1104 made by Vector, Division of United Aircraft. MT-8254 deals with the PWM circuit shown in Figure 12 built to the assembly drawing of Figure 13. The results of the testing program carried out on the PWM circuit show that the circuitry is well suited to perform its intended loop functions.

#### 5.1 PWM CHIPS

In addition to the 5 metallized chips received under NAS 8-11916 for PWM evaluation more identical devices were received from the vendor. Of the devices tested three failures were encountered that were directly attributable to improper manufacturing and testing short comings. These three failures are documented in MT's 8253 and 8255. Table 1 is a breakdown of the failures encountered from Meetings with the vendor at his facility, all causes. pointed out that these devices were manufactured as engineering prototype units, and as such were not subject to the normal quality assurance and reliability screening procedures. ·Visual inspection was minimal if at all, and the only testing performed was d.c. resistance measurement at the In order to reduce the number of failures of case pins. the type referenced in the aforementioned MT's, it is



Balan do sura municipal dan a sur

A STATE OF THE STA

Issue: Original MT-8256
Date: March 11, 1968 Page 20

Device Type	No. Received	No. OK	Failed Due to Overstress	Failed Due to Manufacture
VI-1101	6	4	1	1
VI-1102	6	4	0	2
VI-1103	3	2	1	0
VI-1104	12	10	2	0


TABLE 1


Issue: Original MT-8256
Date: March 11, 1968 Page 21

suggested that arrangements be made to guarantee close visual inspection of all devices, along with process control and dynamic electrical testing.

## 1.5 OVERALL SERVO AMPLIFIER

The overall servo amplifier shown in Figure 14 and 15 is presently being constructed. Figure 16 shows the assembly drawing. This servo amplifier uses the circuits previously described in this report. When test and evaluation data becomes available, it will be forwarded in MT form.





5 đ 3 REVISIONS Part no. DATE APPROVED DESCRIPTION 50% PESCZIPTION PART NO. 5/1606 PART NO. MA 709 EC054F103 121 NA 709 CC05GF1035 IOK 123 124 PCOSGF3935 NA 709 39K £056F 3935 FC05GF 1525 CI 470Pf 2004 110% CKOSCW471K ZZF+ ZOOV 110% CKOSCWZZOK 126 4.7K FC054F 9725 ECOSGE 4727 ECOSGE 4727 ECOSGE 1135 1.5K .027/4 50V 10% VK30 BX 273 K 3300 P4 200V ±10% CK06CW 332 K 4.7K £3 £10 11K 2.4K 150P+ 200V \$10% CKO5CW 151K 2056F E925 Ecos GF 2427 Ecos GF 2427 205 GF 2427 Ecos GF 5627 C6 C7 C8 .027.4 50V ±10% VK306X273 K IIK lut 35V ±10% CS136F105K .056 pt 50V ±10% VK306X563K 2.4K 213 1500Pf 200V ±10% CEOGCW152K 214 5.6K 2007 - 200V - 110% CLOCKUTSCK

CHUT 50V - 110% VK306X103 K

47007 + 200V - 110% CLOCKUTSCK

2207 + 200V - 110% CLOCKUTSCK

6.84 35V - 110% CLOCKUTSCK

5007 + 200V - 110% CLOCKUTSCK

5007 + 200V - 110% CK05CW - 5CIK

214 10V - 110% CK05CW - 5CIK

5007 - 200V - 110W - 5CIK

5007 - FC05GF103J FC05GF103J E15 10K E16 10K CII RCOSGF ZOOJ CIZ 118 20 1/8 w 5.1/6 1219 XMIT, SCENOTE 4 C13 FCOSGF ... J 170 C.Y. 1/8W 5.1/0 CCC GF CC33 L21 5017 CC NOTE 3 ECCS GF CC33 L22 1.5K 1/8W 5.1/0 ECCS GF CC33 615 CC054F 1523 123 11 124 6EK FCOSGF6235 F25 10K F26 15K F27 180 500 204 1032 ECOSGF 1535 2005GF 1815 2005GF 1835 K28 151 ECOSG F 4725 624 ,027 x 50V \$10% VK 306 x 273K £29 4.7K K30 100 CEI 1N966 CEZ 1N4838 EC05GF 1537 15K 1.32 15K 1.33 270 CC4 N4838 CC4 N4838 CC5 N4838 ECOSGE 2715 1.5K 1034 CC054F 1535 1/8:0 5% 135 15K ZN910 3N74 31190 UNLESS OTHERWISE SPECIFIED

- DIMENSIONS ARE IN INCHES

- TOLERANCES ON DEGIMALS
2 PLACE 4 PLACE
2.03 ±.005 ±.0005 #=INDICATES SUBASSEMBLY - LIMITS OF ACCEPTABLE WORKMANSHIP
ARE DEFINED IN MAYIGATION & CONTROL THE BENDIX CORPORATION MANIGATION & CONTROL DIVISION YETERBORD, NEW JERSEY, U.S.A. +=VENDOR ITEM - SEE SOURCE CONTROL HARDNESS ÷.

DO NOT MARK PART NO. MARK PART NO. AS SPECIFIED

Same of the same of the

6

٠.

7

PURPOSE, NOR USED FOR MANUFACTURE PURPOSES WITHOUT WRITTEN PERMISS FROM THE BENDIX CORPORATION.

5

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND SUCH INFORMATION MAY NOT BE DISCLOSED TO OTHERS FOR ANY PART REF ORIGINALLY DESIGNED FOR

3

CONTRACT HO. APPROVAL


APPROYA

D | 19315 | SCALE

1849953

SHEET 2 OF Z

2



Issue: Original MT-8256
Date: March 11, 1968 Page 26

### 2.0 INDEX OF PHASE III MT'S

MT	TITLE	AUTHOR
8247	Theoretical Investigation of the Stabilizing Networks of the Micro-electronic Servo Loop in Conjunction with Phase III of NAS 8-11916	B. Friedman
8249	Preamp and Detector Test Results In with NAS 8-11916	B. Friedman
8250	Test Results on the Active Network in Conjunction with NAS 8-11916	B. Friedman
8252	Active Filter and Overall Preamp Detector Filter and Network Test Results in Conjunction with NAS 8-11916	B. Friedman
8253	Investigation of V1102 Microcircuit Failure in Conjunction with NAS 8-11916	B. Friedman
8254	Integrated Circuit Test Results in Conjunction with NAS 8-11916	B. Friedman
8255	Investigation of Additional Micro- circuit Failures in Conjunction with NAS 8-11916	B. Friedman

To: Engineering File - MT-8247 Issue: Original

From: B. Friedman Date: 9 June 1967

Theoretical Investigation of the
Stabilizing Networks of the Microelectronic
Servo Loop in Conjunction with Phase III

of NAS 8-11916

Prepared by: Sielling.

B. Friedman

THE BENDIX CORPORATION

NAVIGATION-CONTROL DIVISION

TETERBORO, 07608 NEW JERSEY

Date: 9 June 1967 Page 1

### 1.0 SCOPE

The purpose of this report is to present a description of the frequency characteristics of the stabilizing networks for the Saturn Microelectronics Phase III.

### 2.0 CIRCUIT CONFIGURATION

Presented in Figure 1 is the schematic of the stabilizing network. This schematic was obtained from N.A.S.A., M.S.F.C., and has undergone no modification at this time. However, the diodes in the input and feedback networks have been omitted for this analysis.

### 3.0 CIRCUIT ANALYSIS

The input network is a standard form and its transfer impedance is

$$A \begin{bmatrix} T_{3}S + 1 \\ T_{1}T_{2}S^{2} + T_{1}S + 1 \end{bmatrix}$$

where:

$$A = 2R_1$$

$$T_1 = R_2C_1 + 2R_1C_2$$

$$T_2 = \frac{R_1(R_1 + 2R_2)C_1C_2}{R_2C_1 + 2R_1C_2}$$

$$T_3 = (R_2 + \frac{R_1}{2}) C_1$$

Date: 9 June 1967 Page 2

The feedback network is not, however, a standard form and it is therefore necessary to desire it. The feedback circuit is shown again in Figure 2 and referring to that diagram, the following equation hold if it is assumed that e = 0 since it is terminated at the input to a operational amplifier.

(1) 
$$i_0 = i_4 + i_1$$

(2) 
$$i_{\gamma} = e_{i}C_{\gamma}S$$

(3) 
$$i_{\mu} = e_{\mu}/R_{\gamma}$$

$$e_4 = e_1 \frac{(R_3 + 1/C_3S)(R_1)}{(R_3 + R_1 + 1/C_3S)} \left( \frac{(R_3 + 1/C_3S)R_1}{(R_3 + R_1 + 1/C_3S)} + Z_2 \right)$$

$$e_4 = e_1 \frac{R_3 + 1/C_3S)(R_1)}{(R_3 + 1/C_3S)(R_1) + Z_2(R_3 + 1/C_3S + R_1)}$$

$$i_{4} = \frac{e_{1}(R_{3} + 1/C_{3}S)}{(R_{3} + 1/C_{3}S)(R_{1}) + R_{2}(R_{3} + 1/C_{3}S + R_{1})}$$

$$i_0 = e_i c_i s + e_i (R_3 + 1/c_3 s) / (R_3 + 1/c_3 s)(R_1) + Z_2 (R_3 + 1/c_3 s + R_1)$$

$$\frac{e_1}{i_0} = \frac{R_3 R_1 + R_1 / C_3 S + Z_2 R_3 + Z_2 / C_3 S + R_1 Z_2}{R_1 R_3 C_1 S + R_1 C_1 S / C_3 S + Z_2 R_3 C_1 S + Z_2 C_1 S / C_3 S + R_1 Z_2 C_1 S + R_3 + 1 / C_3 S}$$

Date: 9 June 1967 Page 3

$$Z_2 = R_2 + 1/c_2 S$$

$$R_2 = R_1 = R$$

$$\frac{e_1}{i_0} = \frac{R_3 R + R/C_3 S + RR_3 + R_3/C_2 S + R/C_3 S + 1/C_2 C_3 S^2 + R^2 + R/C_2 S}{2RR_3 C_1 S + 2R \frac{C_1}{C_3} + \frac{C_1}{C_2} (R_3 + 1/C_3 S + R) + R^2 C_1 S + R_3 + 1/C_3 S}$$

Combining terms and simplifying

$$\frac{e_{o}}{i_{1}} = \frac{2R \left(R_{3}C_{2}C_{3}S^{2} + C_{2}S + \frac{R}{2}C_{2}C_{3}S^{2}\right) + \left(C_{3}S \left(R_{3} + R\right) + 1\right)}{S(C_{2} + C_{1}) \left[S^{2}(2R_{3} + R) RC_{3}\frac{C_{1}C_{2}}{C_{2} + C_{1}} + S((2R)\frac{C_{1}C_{2}}{C_{2} + C_{1}} + R_{3}C_{3}\frac{C_{1}}{C_{2} + C_{1}} + R_{3}C_{3}\frac{C_{2}}{C_{2} + C_{1}}\right]} + 1\right]$$

$$if C_{2} \gg c_{1} \qquad c_{2} + c_{1} = c_{2}$$

$$\frac{e_0}{i_1} = \frac{c_2 c_3 (2RR_3 + R^2) s^2 + \left[ (2RC_2) + (R_3 + R) c_3 \right] s + 1}{s c_2 \left[ (2RR_3 + R^2) (c_3 c_1) s^2 + \left[ (R_3 + R) (c_1 c_3) + 2Rc_1 + R_3 c_3 \right] s + 1 \right]}$$

As a proof of the validity of the above transfer impedance, it is only necessary to let C<sub>2</sub> approach infinity such that its impedance approaches zero and the transfer function should be the same form as the function of the input networks. This is the case and so the transfer impedance will be considered valid.

Date: 9 June 1967 Page 4

### 4.0 FREQUENCY RESPONSE

Using the transfer functions of the input and feedback networks, an overall transfer function for the stabilizing networks can be obtained. Substituting element values the transfer function is

$$(37x10^{-6} s^2 + 48.8x10^{-4}s + 1)(1.345x10^{-2}s^2 + 119.3x10^{-2} s + 1)$$
  
 $(117x10^{-2}s)(19.3x10^{-8} s^2 + 4.17x10^{-4} s + 1)(20.7x10^{-2} s + 1)$ 

It is interesting to also look at the transfer function of the stabilizing networks without the series capacitor C<sub>2</sub> in the feedback path. This transfer function is,

$$(\frac{11.5\times10^{-3} \text{ s+1}}{(20.7\times10^{-2} \text{ s+1})}(\frac{37\times10^{-6} \text{ s}^2 + 48.8\times10^{-4} \text{ s+1}}{(19.3\times10^{-8} \text{ s}^2 + 4.17\times10^{-4} \text{ s+1})}$$

Tables 1 and 2 contain theoretical data for the frequency response of the networks with and without the series  $\mathbf{C}_2$  capacitor. Graphical response is shown in Figures 3 and 4.

#### 5.0 CONCLUSION

From the theoretical frequency response data it can be seen that the addition of a series capacitor in the d.c. feedback path gives a great increase in d.c. gain, (theoretically infinite). This in turn is equal to an infinite stiffness at d.c. This tremendous network gain is not practically possible and the maximum gain to be realized, assuming zero leakage through the capacitor at d.c.

Date: 9 June 1967 Page 5

is limited to the open loop gain of the operational amplifier being used (typically 45,000 for a µA709). It can also be readily seen from the theoretical data that this capacitor only exerts a noticeable influence on the circuit at d.c. and very low frequencies. At a later date experimental data will be presented and correlated to this theoretical data.

Issue: Original


Date: 8 June 1967

MT-0247


Page 6



f.g 1



Date: 8 June 1967 Page 7



Page 8

Date: 8 June 1967

RESPONSE	WITH	$C_2$
----------	------	-------

r	1 _		
Freq	GAIN	GaIN	PHAST
CPS	db	Y/ <b>v</b>	deg
.01	22.696	13.64	-86.442
.oz	16.744	6.474	-82.930
.03	13.3.24	4.642	-79.507
.04	10.987	3.543	-76.210
.06	7.867	2.474	-70.109
.07	6.773	2.181	-67 342
.08	5.876	1.967	-64.776
.03	5.132	1.806	-62.413
.10	4.507	1.680	-60.249
.20	1.426	1.178	-47.399
,40	-0.486	.9456	-43.814
.60	-1.761	.8165	-47.198
.80	-2.970	.7/04	-51.133
1.0	-4,123	.6221	-54.416
2.0	-8.743	. 3655	-61.455
4.0	-14.186	. 1953	-58.526
6.0	-17.402	./349	-50.670
8.0	-19.611	.1046	-41.759
10.0	-21.269	.08641	-32.533
20.0	-25.977	.05025	19.716
40.0	-19.377	.1074	113.056
60.0	-11.422	.2685	134.941
80.0	-5.958	.5036	141.740
100.0	-1.782	.8145	143.871
200.0	11.348	3.693	133.081
400.0	21.652	12.09	73.264
6000	21.889	12.43	38.767
800.0	21.419	11.77	25.941
1,000	21.131	11.39	19.627
2,000	20.698	10.84	9,096
4,000	20.583	10.69	4,462
6,000	20.561	10.67	2.964
8,000	20.554	10.66	2.220
10,000	20.550	10.65	1.775
	L		

TARLE I

MT-8247


Page 9


. issue: Original

Date: 8 June 1967

RESPONSE WITHOUT CZ CAPACITOR

FREQ CPS	GAIN	GAIN	PHASE"
		V/v	deg _ / 00
.010	00/	.9999	688
.020	003	.9997	-1.375 -2.062
.030	007	,9992 -9987	-2.748
.060	- +026	.9970	-4.117
,070	036	.9959	-4.800
080	047	.9946	-5,480
. 090	059	9932	-6.159
,10	-,073	.9917	-6.839
.20	-,284	.9679	-/3.432
.40	-1.038	. 8874	-25.187
.60	-2.060	.7889	-34,521
.80	-3,/77	.6937	-41.542
1.0	-4.286	.6105	-46.703
2.0	-8.847	.36//	-57,519
4.0	-14.270	,1934	-56.441
6.0	-17,476	.1337	-49.171
8.0	-19.676	.1038	-40.540
10.0	-21.325	.08585	-31,503
20.0	-26.003	.05010	20.377
40.0	-19.383	,1074	113.431
60.0	-11.423	.2684	135.199
80.0	-5.958	15036	141.735
100	-1.781	. 8/47	144.028
200	11.351	3.694	133.16
400	21.655	12.10	73.304
600	21.892	12.43	38.793
800	21.422	11.78	25.961
1,000	2/./34	//.39	19.643
2,000	20.701	10.84	9,104
4,000	20.586	10.74	4,466
6,000	20.565	10.67	2.967
8,000	20.557	10.66	2.222
10,000	20.554	10.66	1.777
L	<u> </u>		





To: Engineering File - MT-8249 Issue: Original

From: Bruce Friedman Date: 2 October 1967

Preamp and Detector Test Results
In Conjunction with NAS 8-11916

Prepared by: B. Friedman

THE BENDIX CORPORATION

NAVIGATION-CONTROL DIVISION

TETERBORO, 07608 NEW JERSEY

Date: 2 October 1967 Page 1

### ABSTRACT

This report contains test results obtained on a breadboard model of the Preamp and Detector circuitry of the P.W.M. servo loop in conjunction with NAS 8-11916.

### 1.0 INTRODUCTION

Testing was performed on this circuitry to permit evaluation of this revised Preamp-Detector configuration as required by NAS 8-11916, Phase III.

### 2.0 CONCLUSION

From the testing performed it can be concluded that the revised

Preamp Detector circuitry is well suited for its intended operation
in the microelectronic servo loop.

### 3.0 SUMMARY OF RESULTS

### 3.1 Quiescent Current

Results of this test are presented in Table 1.

### 3.2 A.C. and D.C. Null

This data is presented in Table 2.

Date: 2 October 1967 Page 2

### 3.4 Frequency Response

Frequency Response data is shown in Table 4.

### 3.5 Decoupling

Decoupling data is presented in Table 5.

### 4.0 TESTING

### 4.1 Circuit Diagram

All testing was carried out on a breadboard model of the circuit shown in Figure 2.

### 4.2 <u>Test Conditions</u>

The Quiescent Current, AC and DC Null, and AC Gain and Linearity tests were performed at 25°C and 70°C. All other tests were performed only at 25°C.

Date: 2 October 1967 Page 3

QUIESCENT CURRENT

(input shorted) (no load)

BIAS SUPPLY	2 <i>5 °</i> ر	70°C
+15	10.5 ma	10 ma
-15	9.5 ma	9 ma

Table 1

AC & DC NULL

(input shorted)

	25°C	70 c
DC mv	+/./	- 8.7
Acmv	6.0	3.5


Table 2

Date: 2 October 1967 Page 4

### DC GAIN & LINEARITY

INPUT	V.D.C.	OUT
4.8KC mv RMS	25°C	70°C
0	+1.6mv	- 8.7mv
30	228 mv	+ 229mv
50	330 mv	387mv
100	758mv	786mV
200	1.515V	1.5834
400	3.028	3.171
600	4.539	4.758
700	5,292	5.547
800	6.044	6.333
900	6.323	6.249
1000	6.309	6.227
1100	6.299	6.217

Table 3




Date: 2 October 1967 Page 5

Frequency Response

FREQ	INPUT	OUTPUT	Gain	Phase deg.
/	IV PP	7VPP	16.9	Õ
5		IZYPP	21.6	ں سی
10				50
20				50
50				70
100				13°
200				250
300				32°
400				420
500	Ψ	Y	Y	58°

Table 4



MT-8249

Issue: Original

Date: 2 October 1967

Page 6

### DECOUPLING

Input	+15V	-15-V
freq	Output(ins)	Outputins
60	lmv	1 m V
120	8m1	3 m u
400	8 mv	4.2mu
800	16 mu	4.8mu
2.4KC	10.500	4.8mv
4.8KC	10.5m4	3,8mv
9.6 KC	15.000	6.0 mV


### Table 5

I vrms noise coupled to (+4-) bias lines. Input shorted, output read across 50% active filter load.

Issue: Original MT-8249

Date: 2 October 1967


Page 7



Issue: Original

MT-8249

Page 8 2 October 1967 Date:



To: Engineering File - MT-8250 Issue: Original

From: Bruce Friedman Date: 2 October 1967

Test Results on the Active

Network In Conjunction with

NAS 8-11916

Prepared by: 5. Friedman

THE BENDIX CORPORATION

NAVIGATION-CONTROL DIVISION

TETERBORO, 07608 NEW JERSEY

Date: 2 October 1967 Page 1

### ABSTRACT

Contained in the document are the results of the testing carried out on the active networks of the microelectronic servo loop in conjunction with Phase III of contract NAS 8-11916. Also included is a comparison of the frequency response of the network with theoretical predictions.

### 1.0 INTRODUCTION

The testing and evaluation of this circuitry was carried out as per contractial requirements to ascertain the ability of the proposed networks to meet the theoretical requirements imposed upon it by design. It was also intended to bring to light any existing problem areas and to assure compatability with servo requirements.

### 2.0 CONCLUSIONS AND RECOMMENDATIONS

As a result of the testing and evaluation performed it can be concluded that the active network in question is capable of performing its assigned task in the microelectronic servo loop. The test data shows close agreement with the theoretically derived response requirements and the temperature testing could not show up and discrepancies in circuit performance.

Date: 2 October 1967 Page 2


### 3.0 SUMMARY OF RESULTS

Test and theoretical comparison data for the circuit of Fig. 1 with the 39µf capacitor shorted to facilitate testing is presented in Table 1 through 6.

### 4.0 TEST CONDITIONS

All testing carried out on the active networks was done with the 39µf capacitor bypassed by connecting the auxiliary point shown in Fig. 1 to the output terminal. This was necessitated by the fact that the charge stored by the capacitor and the leakage associated with this element prohibit valid testing open loop with the capacitor.

Date: 2 October 1967 Page 3



MT-8250

Issue: Original

Date: 2 October 1967

Page 4

AC & DC NULL

(INPUT SHORTED, 10 K LOAD)

	E OUT 25°C	Eout 70°C
DE my	9.45	6.0
AC mV	1.45	3.3

### QUIESCENT CURRENT

(INPUT SHORTED, IOK LOAD)

BIAS SUPPLY	25°€	70°C
+ 15 V	4.4 ma	4.5 ma
-15V	4.4 ma	4.5ma

Date: 2 October 1967 Page 5

## Frequency Response @ 25°C

Freq	Input	Output	Gain	Goin	Phase
CPS.			<b>Y/v</b>	DB	Deg
.01	.5V	.5V	1	0	- 20
.0.5	.51	.5 1	1	0	-40
./	.5V	.50	/	0	-80
.2	./٧	.14	1	0	-180
.5	.5V	.51	/	0	-380
1.0	IV	.57	.5	-6.02	-45°
1.5		·4V	. 4	- 8.40	-55°
2.0		.35	.35	-9.1	- 58°
3.0		.30	.30	-10.9	-580
5.0		.20	.20	-13.98	-47°
10.0		.12	.12	-18.40	- 250
15.0		.07	.07	- 23.6	O°
20.0		.065	.065	- 24.0	30°
25.0		.060	,060	-24.44	50°
30.0		.070	.070	-23.2	75°
33.0		.080	.080	-22.00	90°
35.0		.080	1080	-22.00	1000
40.0		.10	,/0	-20.0	115°
50.0		.16	.16		130°
80.0		.50	.50	-6.02	1450
100		.80	.80	- 1.94	1350
150	Y	1.80	1.80	5.1	130°
200	.5 V	1.90	3.80	11.6	1250
280		3.6	7,2	17.1	1/50
300		4.2	8.4	18.48	105°
400	,	5.0	10.0	20.0	68°
500		5.2	10.4	20.32	45°
IKC		4.8	9.6	19.50	24°
4.8KC		4.8	9.6	19.50	0
9.6KC	L Y	4.9	9.8	19.70	0

Date: 2 October 1967 Page 6


# Frequency Response @702

Freq	Input	Output	Gain	Ggin	Phase
CPS			V/v	db	Deg.
.01	.5V	.5V	1	0	-0°
.05	15V	.5V	/	0	-20
, /	.5V	.5v	1	0	-50
, 2	.//	. /٧	1	0	-6 0
.5	15V	.5V	1	0	-150
1.0	/ /	.7٧	,7	-3.1	-450
1.5		.50	15	-6.02	-570
2.0	ŀ	.35~	135	-9.1	-610
3.0		.24	.24	-12.4	-630
5.0		.15	115	-16.46	-5-10
10.0		./2	./2	-18.40	-27 °
15.0		.10	.10	-20.0	0'
20.0		.06	.06	-24.44	200
25.0		. 08	.08	-22.0	350
30.0		.10	.10	- 20.0	650
33.0		.//	. //	-19.16	850
35.0		. //	. //	-19.16	1000
40.0		.14	.14	-17.06	120°
50.0		.20	.20	-13.98	130°
80.0		.50	,50	-6.02	140°
100		.80	.80	-1.94	145°
150	Y	1.80	1.80	5.1	1400
200	.5V	1.90	3.80	11.6	1350
280		3.70	7.40	17.4	1100
300		4.20	8.40	18.48	105
400		.5.60	11.20	21.0	70 *
500		5.60	11.20	21.0	500
1KC		5.40	10.80	20.68	200
4.8KC		5.20	10.40	20.32	0.
9.6KC	<u> </u>	5.20	10.40	20.32	30

Date: 2 October 1967 Page 7

## Theoretical Frequency Response

	Gain	Gain	Phase
	DB	<b>Y/v</b>	deg
.01	001	. 999	68
102	-,003	.999	-1.37
.03	- ,007	.999	-2.06
104	012	.998	-2.74
.06	-,026	.997	-4,11
.07	0.36	.995	-4.80
.08	047	,994	-5.48
.09	059	.99 <i>3</i>	-6.15
.10	073	. 991	-6.83
.20	283	.967	-13.43
.40	-1.038	.887	-25.18
.60	-2.06	.788	-34.52
180	-3.17	.693	-41.54
1.0	-4,28	.610	-46.70
5.0	-8.84	. 361	-57.51
4.0	-14.2	,/93	-56.44
6.0	-17.4	.133	-49.17
8.0	-19.6	.103	-40.54
10.0	-2/.3	.085	-31.50
20.0	-26.0	.050	20,37
40.0	-19.3	.107	113.43
60.0	-11.4	,268	135.19
800	-5,95	.503	141.93
100.0	-1.78	.814	144,02
200.0	11.35	3.69	133.16
400	21.65	12.10	73.30
600	21.89	12.43	38.79
800	21,42	11.78	2596
1000	21.13	11.39	19.64
2000	20.70	10.84	9.10
4000	20.58	10.70	4.46
6000	20.56	10.67	2.96
8000	20.55	10.66	2 22
10,000	20.55	10.66	1.77




Date: 2 October 1967 Page 9

# DC GAINE LINEARITY

(IOK LOAD)

	<del></del>	
DC T		OUTPUT
Input	25°c	70°C
0	+9.3mv	+5.0 mV
Imv	+ 7.9	+4,2
2	+7.0	+3.4
3	+6.0	+2.4
5	+ 3.9	+.50 mv
10	- 1.2	-4.5
50	-44.4	-42.4
.14	-98.4	-96.0
.2	-214	- 195.0
. 3	-301	- 300,
, 4	- 398	-401
.5	-498	-498
1.0	- 984	985 V
3.0	-3.09V	-2,98
5.0	-4.97	-4,99
6.0	- 5.91	-5.87
7.0	-692	-6.88
9.0	- 8. 89	-8.87
10.0	- 9,94	-9.89

Date: 2 October 1967 Page 10



Date: 2 October 1967 Page 11

### DECOUPLING

NOISE	OUTPUT	mvrms	
FREQ	+15V	-15V	
60	40	24	
120	40	24	
400	40	24	
800	40	24	
2400	40	27	
4800	65	65	
9600	110	120	

(I vrms noise coupled to bias supplies)

(INPUT SHORTED, NO LOAD)

To: Engineering File - MT-8252 Issue: Original

From: B. Friedman Date: 16 October 1967

Active Filter and Overall Preamp

Detector Filter and Networks Test

Results in Conjunction with

NAS 8-11916

Prepared by

THE BENDIX CORPORATION

NAVIGATION-CONTROL DIVISION

TETERBORO, 07608 NEW JERSEY

Date: 16 October 1967 Page 1

### ABSTRACT

This report contains test results obtained on a breadboard model of the Active Filter. Also presented are preliminary results of testing carried out on a Preamp Detector Active Filter and Stabilizing Networks configuration.

### 1.0 INTRODUCTION

Testing was carried out on these circuits to permit evaluation as required by NAS 8-11916, Phase III, and to point out any short-comings in the circuit performance.

### 2.0 CONCLUSION

As a result of the testing described in this report as well as that presented in MT's 8249 and 8250 it is reasonable to conclude that the loop circuitry including Preamp, Detector, Active Filter and Stabilizing Networks is well suited to perform its intended function in a microelectronic servo loop.

### 3.0 SUMMARY OF RESULTS

### 3.1 Active Filter

All tests were performed on a breadboard model of the circuit of Figure 1. The quiescent current data presented shows values of

Date: 16 October 1967 Page 2

current with both the filter and networks energized.

# 3.1.1 Quiescent Current

(input shorted, no load)

Bias Supply	+25 <b>°</b> C	+70°C
+15V	4.5 ma	4.3 ma
-15V	4.5 ma	4.3 ma

## 3.1.2 Null

Null	25 <b>°</b> C	70 <b>°</b> C
DC MV	2•3 m <b>v</b>	4.8 mv
AC MV	1.6 mv	3.5 mv

# 3.1.3 Frequency Response

Frequency response data is presented in Figures 2 and 3. Figure 4 is the results of a computer analysis of the frequency response and Figure 5 shows a graphical comparison of actual data versus theoretical predictions.

# 3.2 Preamp, Detector, Filter and Networks

Date: 16 October 1967 Page 3

# 3.2.1 Quiescent Current

(input shorted, no load)

Bias Supply	25 <b>°</b> ℃	70°C
+15 <b>V</b>	10.0 ma	10.0 ma
-15 <b>V</b>	10.0 ma	10.0 mag

# 3.2.2 <u>Null</u>


(input shorted, 10K load)

Null	25 <b>°</b> C	70 <b>°</b> C
AC MV	3.81 mv	5.00 mv
DC MV	6.80 m <b>v</b>	14.0 mv

# 3.2.3 Gain

Data for gain from 4.8KC preamp input to d.c. output across 10K load is presented in Fig. 6. Figure 7 is a graph of this data.

Page 4



Date: 16 October 1967

Page 5

FILTER FREQUENCY RESPONSE 25°C

Freq	INPUT	Output	Gain	Gain	Phase
CPS			<b>Y/</b> <sub>V</sub>	db	deg (-)
1	.5VPP	2.0 UPP	4.0	12.0	o°
10		2,2	4,4	12.8	4 °
100		2.1	4,2	12.4	50
200		2.1	4.2	12.4	8 0
300		2.1	4.2	12.4	150
400		2.2	4,4	12.8	380
500		2.4	4.8	13.6	550
600		2.4	4.8	13.6	780
800		1.65	3.3	10.4	120°
1Kc		.95	1.90	5.6	140°
1.2	į	. 65	1.30	2.2	152°
1.5	,	.40	,80	-2.0	160°
2.0		.20	, 40	-8.0	175°
5.0		• 03	,06	- 24.5	
7.0		. 02	.04	-280	
8.0	,	.015	. 03	-30,4	,
9.0		.012	.024	-32.3	
9.6		.6/	.02	-34.0	
10 KC	Y	.01	, 02	-34.0	
20	160 mv. RMS	1.2 mu RMS	.0075	. 42.5	
40 K.C	, ,	·9 mu RMs	.0056	-45.0	

Date: 16 October 1967 Page 6

FILTER FREQUENCY RESPONSE

FREQ	INPUT	OUTPUT	Gain	Gain	Phase
CPC			Y/v	d b	D = 6 (-)
1	.5Vpp	2.0 Vpp	4.0	12.0	0
10		2.2	4.4	12.8	8°
100		2.2	4.4	12.8	8"
200		2.3	4.6	13.2	160
300		2.3	4.6	13.2	26°
400		2.3	4.6	13.2	390
500	-	2.4	4.8	13.6	55°
600		2.4	4.8	13.6	79°
800		1.6	3.2	10.1	125°
IKC		, 9	18	5.08	1350
1.2		.6	1.2	1.60	160°
1.5		.35	,70	- 3. /	178°
2.0		. 19	.38	-8.5	
5.0		.033	.066	- 23.7	
7.0		.025	.050	-26.0	
8.0		.020	.040	- 28.0	·
9.0		.015	. 030	-30.5	
9.6	Y	.015	. 030	-30.5	
10KC	140 my rms	2.6 murms	.0185	-34,8	
20KC		2.1 murms	l	-36.5	
40 KC	<b>\</b>	2.0 murns	.0143	-36.8	

MT-8252


Page 7

Issue: Original

Date: 16 October 1967

Theoretical Frequency RESPONSE

Freq.	Gain	Gain	Phase
CPS	V/v	ab	deg(-)
1	4.14	12.34	1135
10	4.14	12.34	1.35
100	4.12	12.29	13.5
200	4.06	12.18	27./
400	3.80	11.60	56.1
600	3.11	9.87	86.4
800	2.21	6.91	111.0
IKC	1,52	3.65	127.4
2 KC	.385	-8.28	156.7
4KC	.0947	-20,46	168.4
6KC	.0419	-27,5	172.6
8 KC	.0235	-32,5	174,5
10 KC	.0150	-36.4	175,6
<u> </u>			<u> </u>



MT-8252

Iscue: Original

Date: 16 October 1967

Page 9

PREAMP, DETECTOR FILTOR
& NETWORKS OVERALL GAIN

•	Andrews a state of a loss of the state of th	
	25°C	70°C
Ein (rms)	D. C	D.C.
4.8KC	OUT	OUT
0	+6.8mv	+2.50mv
10 mv	-7.2 mv	-63.8mv
30 mv	-226 mv	-221.5 mv
50mv	-381 mV	-379mv
70 mg	-536mv	-536.5mm
100mv	-769mv	-777 mv
150 mu	-1.155V	-1.168V
200mv	-1.546V	-1.554V
toomv	-3.098V	-3.123 V
600mv	-4.643V	-4.688V
800mv	-5.755v	-5.623V
14	-5,734v	-5.600V

Date: 1	October 19	67 # 17		Pag.	<u> </u>
					٥
					r
					<u> </u>
					· · · · · · · · · · · · · · · · · · ·
	rú :				
					4
					-
					<del>                                     </del>
		ر پ			

To: Engineering File - MT-8253 Issue: Original

From: B. Friedman Date: November 30, 1967

# INVESTIGATION OF V1102 MICROCIRCUIT FAILURE IN CONJUNCTION WITH NAS 8-11916

Prepared by: B. Friedman

THE BENDIX CORPORATION

NAVIGATION AND CONTROL DIVISION

TETERBORO, NEW JERSEY

Date: November 30, 1967 Page 1

#### ABSTRACT

This report contains a description of a malfunction discovered in a V1102 microcircuit presently being evaluated as part of NAS 8-11916. Also contained is a failure analysis performed on the device and a recommendation for closer vendor visual inspection and improved cleaning procedures to insure non-reoccurance of this type of failure.

#### 1.0 INTRODUCTION

This report is presented to describe a failure encountered in a integrated circuit V1102. This particular device is used in the triangle wave generator of the microelectronic servo loop being evaluated under NAS 8-11916, as shown in N/C print X1849773. Any malfunction in this particular device would result in a degradation in the performance of the entire system and possibly a loss of entire loop operation.

#### 2.0 CONCLUSION AND RECOMMENDATIONS

As a result of the failure analysis described in this document it can be concluded that the presence of a metallic particle in the device package can cause the failure by shorting two surface points on the chip and causing excessive current to the device and subsequent forward biasing of the isolation diodes. After conferring with the manufacturer it has been decided that closer visual inspection is required prior to sealing the device, along with improved cleaning procedures and personnel awareness.

Date: November 30, 1967 Page 2

#### 3.0 DESCRIPTION

#### 3.1 EVIDENCE OF MALFUNCTION

During testing of the integrated circuit P.W.M. configuration an operation discrepancy in the V1102 device was evidenced by a nonlinearity in the triangle wave, causing a resultant nonlinearity in P.W.M. characteristics, an excessive drift, and a dc level on the output of the triangle wave generator.

#### 3.2 FAILURE ANALYSIS

Comparison of the device in question with a properly operating device yielded the results presented below in Table 1 with pin numbers being referenced to Figure 1. The dc level present at pins 11 and 12 is indicative of a leakage current flowing to the output. By substituting an external resistance from the collector to the SAT capacitor the malfunction was removed. At this point it was decided to remove the cap from the device and examine the device under a high power scope. micrographs are presented in Figures 2 and 3. enlargement it is possible to see evidences of excessive current flow and the resultant opening in the metallization between B+ and the N type tub. Also visable is a conductor shorting the N type tub to the output pad. the visable evidence it appears that ametallic conductor present before sealing, lodged itself in the position shown in the photos. Referring to Figure 1 it can be seen that if a short (such as shown in the pictures) was placed between the N type tub and the output pad,


Date: November 30, 1967 Page 3

pin 12, the only resistance between B+ and ground would be the dc resistance of the external transformer. would cause the heavy current flow in evidence in the photos and probably the open in the metallization between B+ and the N type tub. With this open condition and the short between the N type tub and the output, the distributed diodes associated with a P type resistor in a N type tub would be forward biased creating a leakage path to the output. Meetings with the manufacturer at his facility tend to establish this as the cause of failure. The vendor has concurred with the findings of N/C and has assured that much closer visual inspection would be carried out on all subsequent orders. The vendor has also promised to instruct personnel of the problem so that their inspection and cleaning procedures be improved.

Issue: Date:

Original November 30, 1967

MT-8253 Page 4



Issue: Original MT-8253
Date: November 30, 1967 Page 5







TABLE 1

Date: November 30, 1967 Page 6









HEAVY CURRENT AREA AND SHORTING CONDITION FIGURE 2

Date: November 30, 1967 Page 7





SHORT BETWEEN B+ PAD AND N TYPE TUB FIGURE 3

To: Engineering File - MT-8254 Issue: Original

From: B. Friedman Date: January 11, 1968

INTEGRATED CIRCUIT PWM
TEST RESULTS IN CONJUNCTION
WITH NAS 8-11916

¥.

Prepared by: B. Fries

THE BENDIX CORPORATION
NAVIGATION AND CONTROL DIVISION
TETERBORO, NEW JERSEY

Date: January 11, 1968 Page 1

#### ABSTRACT

This report describes the test results obtained on a Integrated Circuit Pulse Width Modulator being evaluated under NAS 8-11916. Included is data obtained for both room temperature and  $70^{\circ}$ C.

#### 1.0 SCOPE

The testing described herein was undertaken in order to determine the performance of an Integrated Circuit PWM and to ascertain its ability to perform satisfactorily its intended servo loop function.

#### 2.0 TEST CIRCUIT

All testing was performed on the circuit configuration shown in Figure 1. A unit was fabricated to the assembly drawing shown in Figure 2. All data was taken with a 28 \( \Omega \) 54 mh torquer load.

## 3.0 CIRCUIT PERFORMANCE

The integrated circuit PWM operated adequately as shown by the data presented in this report. However, there are certain restrictions on circuit performance which may not be apparent in the data. When the circuit is used for low gain applications, ie, the SAT capacitor is equal to  $.056\mu f$  with a 28 ohm load resulting in a gain of approximately 3.3, the triangle wave is not linear and there results a gain change when approaching saturation. This gain change is due to the non-linear widening of the triangle wave near its midpoint.

Date: January 11, 1968 Page 2

The higher the gain of the PWM, the less evident this problem becomes. This problem could possibly be eleviated by a modified triangular wave generator.

# 4.0 TEST RESULTS

#### 4.1 GAIN

The amount of gain was determined for two  $C_{\rm g}$  values. For a capacitor value of .056  $\mu f$  the gain was found to be approximately 3.3 A/V, however, the non-linearity of the triangle wave was found to be very great at this setting. With the gain capacitor value of .12 $\mu f$  the gain was 10 A/V and the triangular wave became more linear.

$$C_{g} = .056 \mu f$$

$$E_{1N_{1}} = \frac{40 m v}{0 UT_{3}} = \frac{118 ma}{1}$$

$$\mathbf{E}_{1N_2} = \underline{80mv} \quad \mathbf{I}_{OUT_2} = \underline{250ma}$$

$$G = \frac{I_{OUT_2} - I_{OUT_1}}{E_{1N_2} - E_{1N_1}} = \frac{132}{40} = 3.3 \text{ A/V}$$

$$C_{g} = .12\mu f$$

Date: January 11, 1968 Page 3

$$\mathbf{E}_{1\mathbf{N}_{1}} = \underline{30\mathbf{m}\mathbf{v}} \qquad \mathbf{I}_{\mathbf{OUT}_{1}} = \underline{300}$$

$$E_{1N_2} = \underline{50mv} \qquad I_{OUT_2} = \underline{495}$$

$$G = \frac{I_{OUT_2} - I_{OUT_1}}{E_{1N_2} - E_{1N_1}} = \frac{195}{20} = 10 \text{ A/V}$$

## 4.2 NULL

With the input shorted a reading of .06 ma was recorded for the load current at  $25^{\circ}$ C. With the temperature elevated to  $70^{\circ}$ C the null remained the same.

$$(E_{1N} = 0)$$
 $I_{L} 25^{\circ}C$ 
 $I_{L} 70^{\circ}C$ 
.06 ma
.06 ma

# 4.3 QUIESCENT CURRENT

Quiescent current values for two temperatures are presented below.

Bias Supply	I <sub>O</sub> 25°C	$I_0^{70}^{\circ}C$ $(E_{1N} = 0)$
+28 VDC	19 ma	20 ma
-15 VDC	2.9 ma	3 ma

Date: January 11, 1968 Page 4

#### 4.4 DEADZONE AND LINEARITY

This test was performed using a 28 ohm 54 mh torquer load. Test data is presented in Table 1 and results are shown graphically in Figures 1 and 2.

From these figures it should be noted that even though there was not apparent change in null, there was a marked increase in deadzone characteristics accompanied by an offset to the positive side.

#### 4.5 GAIN VS. POWER SUPPLY VARIATION

The data for this test is presented in Table 2. A graphic representation of this table for the 25°C test is shown in Figure 3.

#### 5.0 CONCLUSION

From the test results presented in this report, it can be concluded that this circuit will adequately perform its intended loop requirements. It is recommended that the linearity of the triangle wave generator be further investigated, for this determines the circuit linearity.

During test of this PWM, two of the custom microelectronic devices were found to be defective. MT-8253 presents an investigation of the defective V1102 chip, and a later report will describe the V1101 chip.

Date: January 11, 1968 Page 5

DEADZONE & LINEARITY

Cg = .12 mf 28 1 54 mh TORQUER

ı	25°	°C	70°C	
EIN	IOUT +		Iout +	IOUT -
mv	ma	ma		
0	.06	.06	.06	.06
,	20	5	.06	.06
2	43	29	.06	.06
3	53	35	.06	37
. 4	63	45	.06	47
5	71	54	.06	55
6	81	75	.5	65
7	89	92	2./	75
8	98	105	/3	89
9	106	117	37	110
10	114	/29	55	126
12	/33	148	77	151
15	160	175	105	186
20	206	23/	156	2.41
25	253	283	206	295
30	300	330	258	345
35	345	385	3/0	410
40	395	420	360	470
45	445	4-9.5	410	525
50	495	550	460	590
55	545	610	520	655
60	600	670	580	720
65	655	730	640	785
70	715	790	700	840
75	770	840	760	900
80	835	870	830	900
90	900	900	900	900




fig. 3

MT-8254 Issue: Original January 11 Desosore Laun = 28 h St mil Tanguer -14 -12 -15 -1 -16 -1 (En mode) 3614 200 070 2

MT-8254 Page 8

Issue: Original

Date: January 11, 1968


GAIN VS. POWER SUPPLY VARIATION


	B+: 24 V	B* 28V	B = 324
EIN	Tour	IOUT	Iour
mv	ma	no	ma
0	.26	.06	.30
5	18	71	68
10	70	114	110
20	165	206	205
40	350	335	390
50	450	495	490
60	550	600	590
90	760	900	940
-5	- 36	-54	-84
-10	-102	-/29	-155
-20	-200	-231	-265
-40	-405	-420	-480
-50	-515	-550	-590
-60	-635	-670	-7/0
-90	-760	-900	940

70°C


25°C

0	.10	.06	.01
5	./0	.06	.06
10	27	55	63
20	133	156	165
30	235	258	260
50	440	460	470
90	77.5	900	1.05A
-5	-32	-55	- 74
-10	-100	-126	-150
-20	-215	-241	- 270
-30	<sup>-</sup> 320	-345	-380
-50	-565	-590	-618
-90	- 770	-900	-1.05A





ENFAMEL CONTRACTOR



To: Engineering File - MT-8255 Issue: Original

From: B. Friedman Date: January 19, 1968

INVESTIGATION OF ADDITIONAL MICROCIRCUIT FAILURES IN CONJUNCTION WITH NAS 8-11916

Prepared by: 6. Friedman

B. Friedman

THE BENDIX CORPORATION
NAVIGATION AND CONTROL DIVISION
TETERBORO, NEW JERSEY

Date: January 19, 1968 Page 1

#### **ABSTRACT**

Contained in this report is a description of two improperly functioning microcircuits being evaluated as part of NAS 8-11916. Also contained are failure analysis performed on these devices which tend to establish that both microcircuits were defective due to manufacture and vendor inspection shortcomings.

#### 1.0 INTRODUCTION

The purpose of this report is to ascertain the probable cause of failure of two custom microelectronic devices being evaluated for application under NAS 8-11916. The two microcircuits concerned are 1) V1101 (used in the mixing stage of the integrated circuit P.W.M.) and 2) V1102 (the triangle wave generator also used in the P.W.M.).

#### 2.0 CONCLUSIONS AND RECOMMENDATIONS

From the evidence presented in this report it can be concluded that both devices were defective when shipped by the manufacturer. The malfunction of the V1101 was due to improper handling of the chip during manufacture evidenced by the scratched metalization. The V1102 failure can be attributed to improper process control by the manufacturer resulting in subsequent breakdown and leakage. Although both of these failures and the failure reported in MT-8253 were manufacturing problems, it should be noted that the manufacturer has stated that any of these devices "previously shipped or presently in stock were manufactured as prototypes under engineering

Date: January 19, 1968 Page 2

laboratory conditions and with no intent to impose process, inspection or normal manufacturing controls. Secondly, these devices have not been subjected to simulated parameter testing that would be experienced in the using system. --- the probability for this happening again is relatively high since these are partially tested prototypes."

#### 3.0 V1101 FAILURE

During a check of the resistor values on V1101 S/N 23 it was found that measurements between pins 7 and 1 did not exhibit a diode characteristic when pin 1 was at a higher potential than pin 7. These measurements indicated a base to emitter short. Further testing of the chip tended to strengthen the probability that a base to emitter short was in existence. After opening the case the chip surface was examined under a high power microscope. It was seen that the entire surface of the device had been scratched and the base emitter junction in question was physically shorted by scratched metallization. Photomicrographs showing these conditions are presented in Figure 2.

#### 4.0 V1102 FAILURE

The microelectronic V1102 device passed all d.c. resistance tests, however, when the unit was placed in the circuit operating malfunctions were experienced. Table 1 presents a pin for pin comparison of the voltage waveshapes experienced on the defective S/N 35 chip and a properly operating device S/N 38. From this data it can be seen that a d.c. level exists at pin 11, also apparent is the distortion in the triangle wave at pin 11. Figure 3

Date: January 19, 1968 Page 3

shows the circuit used to obtain this data. Opening the microcircuit package and inspecting the device under high magnification revealed no evidence of surface irregularities. However, it was found that a decrease in the B+ voltage below 18.5 volts removed the d.c. level on pin 11. This fact indicated a breakdown was occuring in the device. By inserting the device in a curve tracer with pin 1 connected to the collector terminal and pin 11 connected to the emitter connection the voltage versus current characteristic presented in Figure 4 was obtained. From this figure it can be seen that a breakdown does occur at approximately 18.5 volts. Even though it is impossible to prove where this breakdown is occuring exactly, from the data it is reasonable to assume a diode breakdown between the N tub and the resistor region associated with the 6K on pin 11.

# Page intentionally left blank


Date: January 19, 1968 Page 5


PIN	V1102 5/N 38	V11025/N 35
1	+28 Vdc	+28Vdc
2	+24 Vdc	+24 Vdc
7	19,0	
8	-8Vdc	-8Vdc
9	0	0
10	10V rms 4.8 Kc	10 V rms 4.8 Kc
11	ov	121
12	tomu offset	400 90mu offset

TABLE 1

MT-8255 Issue: Original Page 6

January 19, 1968 Date:





Date: January 19, 1968 Page 7




fig 3

Original Issue: MT-8255 Page 8 FFi: 1 W